TMS320VC5502ZZZ300

fixed-point digital signal processor, 201-BGA, 300MHz, 80kB, 3.30V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~100.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~100.00

PartNumber:: TMS320VC5502ZZZ300

Brand:: Texas Instruments - TI | Pack: BGA | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. chen's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-03-29

From Other Seller

Part Number:TMS320VC5502ZZZ300
US $1.00 - 100.00
LM64P101

US $240.00 - 300.00 / Piece
(0) Remove
HEF4093BT

US $0.15 - 1.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The TMS320VC5502ZZZ300 is a fixed-point digital signal processor (DSP). The TMS320VC5502ZZZ300 architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. The TMS320VC5502ZZZ300 provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication in a single cycle.

Parametrics

TMS320VC5502ZZZ300 absolute maximum ratings: (1)Supply voltage I/O range:-0.3V to 4.0V; (2)Supply voltage core range:-0.3V to 2.0V; (3)Input voltage range:-0.3V to 4.5V; (4)Output voltage range:-0.3V to 4.5V; (5)Operating case temperature range:-40℃ to 85℃; (6)Storage temperature range:-55℃ to 150℃.

Features

TMS320VC5502ZZZ300 features: (1)3.33-/5-ns Instruction Cycle Time; (2)300-/200-MHz Clock Rate; (3)16K-Byte Instruction Cache (I-Cache); (4)One/Two Instructions Executed per Cycle; (5)Dual Multipliers [Up to 600 Million Multiply-Accumulates Per Second(MMACS)]; (6)Two Arithmetic/Logic Units (ALUs); (7)One Program Bus, Three Internal Data/Operand Read Buses, and Two Internal Data/Operand Write Buses; (8)Instruction Cache (16K Bytes); (9)32K x 16-Bit On-Chip RAM That is Composed of Eight Blocks of 4K × 16-Bit Dual-Access RAM (DARAM) (64K Bytes); (10)16K × 16-Bit One-Wait-State On-Chip ROM(32K Bytes); (11)8M × 16-Bit Maximum Addressable External Memory Space; (12)Emulation/Debug Trace Capability Saves Last 16 Program Counter (PC) Discontinuities and Last 32 PC Values; (13)Six-Channel Direct Memory Access (DMA) Controller; (14)Three Multichannel Buffered Serial Ports(McBSPs); (15)Programmable Analog Phase-Locked Loop(APLL) Clock Generator; (16)General-Purpose I/O (GPIO) Pins and a Dedicated Output Pin (XF); (17)8-Bit/16-Bit Parallel Host-Port Interface(HPI).